GUJARAT TECHNOLOGICAL UNIVERSITY BE - SEMESTER- III (NEW) EXAMINATION – SUMMER 2022 Subject Code:2131004 Date:18-07-2022 Subject Name:Digital Electronics				
	Time:02:30 PM TO 05:00 PM Total Mar		ks:70	
	Instructi	<ol> <li>Attempt all questions.</li> <li>Make suitable assumptions wherever necessary.</li> <li>Figures to the right indicate full marks.</li> <li>Simple and non-programmable scientific calculators are allowed.</li> </ol>		
			Marks	
Q.1	(a)	<ul> <li>1.Convert the binary number (1101110.0110) to Hexadecimal</li> <li>2. Find 2's Complement Representation of (-45)<sub>10</sub>.</li> <li>2. Convert (EEEE) = ()</li> </ul>	03	
	(b)	S. Convert (FFFF) <sub>16</sub> = () <sup>8</sup> Implement the function $F(a,b,c) = \Sigma$ (0,6) with 1.Only NAND Gates. 2. Only NOR Gates	04	
	(c)	With a neat block diagram explain the function of encoder, Explain priority encoder?	07	
0.2	(a)	Simply Boolean Function: F=(B+BC)(B+B'C)(B+D)	03	
Ľ	(b)	Discuss Clocked R-S Flip-flop with Logic diagram, Symbol, Characteristic table and Characteristic equation	04	
	( <b>c</b> )	Design BCD adder using binary parallel adder.	07	
	(c)	Generate AND, OR, NOT, EXOR and EX-NOR gate using NAND as a universal gate.	07	
0.3	(a)	What is "Loci out" condition in counter? How to avoid it.	03	
	(b)	Implement Pull Adder Circuit with the help of Decoder and logic gates.	04	
	(c)	Explain working of master-slave JK flip-flop with necessary logic diagram, state	07	
		equation and state diagram		
<u>^</u>		OR Implement T flip flop using IV flip flop	02	
Q.3	(a) (b)	Implement 1 inp hop using JK inp hop. Implement the Boolean function $F(X,Y,Z) = \sum(0,2,3,4)$ using suitable multiplayer	03 04	
	(c)	Reduce the expression $f=\Pi M(0,1,2,3,4,7)$ using K Map and draw the circuit with NOR gates only.	07	
0.4	(a)	Draw logic circuit for 2-Bit Magnitude Comparator	03	
×	(b)	Write a short note on ring counter.	04	
	(c)	Design a counter using T FF for following binary sequence 0-1-3-4-6-0. OR	07	
Q.4	(a)	Define State Table and State Diagram.	03	
	<b>(b)</b>	Discuss advantages and drawbacks of TTL logic family	04	
	(c)	Design 4 bit asynchronous up counter.	07	
Q.5	(a)	Compare asynchronous and synchronous state machines.	03	

## Download all NOTES and PAPERS at StudentSuvidha.com

1

<b>(b)</b>	Write short note on Programmable Logic Arrays.	04
(c)	With suitable design example discuss the basic design principles of	07
	Asynchronous State Machines design	
	OR	
<b>(a)</b>	Explain following terms w.r.t Digital Logic Family.	03
	1. Fan-in 2. Noise Margin 3. Power Dissipation	
<b>(b)</b>	Explain 4-Bit serial in serial out shift register	04
(c)	Compare ROM, PLA and PAL.	07
	-	

Q.5

\*\*\*\*\*

